ch_client = “”;
ch_width = 468;
ch_height = 180;
ch_type = “mpu”;
ch_sid = “Chitika Premium”;
ch_backfill = 1;

Xilinx 8.2-i’m getting an error 222 while doing a behavioral simulation(test bench waveform)?

i prepared a code for ALU……..synthesized it in the VHDL module……..and checked it………it said synthesis sucessful
then i went for the test bench waveform………combinational logic…….but here my OUPUT ALSO CAN BE [...]